Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

Claim 1 (previously presented): A method for improving repairing efficiency in a non-volatile memory, said method comprising the steps of:

reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory;

providing a plurality of columns and rows associated with said non-volatile memory; associating each of said plurality of columns associated with said non-volatile memory with a respective I/O terminal;

associating at least one spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

enabling an error correction coding circuit during reading of said repairing data, for identifying and repairing defective columns or rows associated with said non-volatile memory despite corruption of the repairing data as read.

Claim 2 (previously presented): The method of claim 1 further comprising the step of:

enabling said error correction coding circuit during an access of a main array associated with said non-volatile memory for correcting a correctable error if a particular address corresponds to an address of at least one defective column.

Claim 3 (previously presented): The method of claim 2 wherein said particular address comprises a Y-address corresponding to said at least one defective column.

Claim 4 (previously presented): The method of claim 1 further comprising the step of:

using a read circuit linked to said main array to read data from said main array and to transmit the read data to said error correction coding circuit;

said error control circuit being connected to said volatile latch array to permit data to be transferred from said error correction coding circuit to said volatile latch array;

said error correction coding circuit being linked to a decoder circuit and thereby to said information array, at least one spare row and said main array, and wherein said main array includes a normal array and at least one spare column.

SERIAL NO. 10/075,938

PAGE 6/22 * RCVD AT 9/14/2005 8:57:08 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/27 * DNIS:2738300 * CSID:12485404035 * DURATION (mm-ss):07-04

Claim 5 (previously presented): The method of claim 4 further comprising the step of: contained within said volatile latch array to be accessed by said decoder circuit.

Claim 6 (previously presented): The method of claim 1 further where in the step of reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory, further comprises the steps of:

accessing said repairing data contained within said information array following initialization of a computer system associated with said non-volatile memory; and

thereafter transferring said repairing data to said non-volatile memory.

Claim 7 (previously presented): A method for improving repairing efficiency in a non-volatile memory, said method comprising the steps of:

reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory;

providing a plurality of columns and rows associated with said non-volatile memory; associating each of said plurality of columns associated with said non-volatile memory with a respective I/O terminal;

associating a spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

enabling an error correction coding circuit during an access of a main array associated with said non-volatile memory for correcting a correctable error at a particular address corresponds to an address of at least one defective column, wherein said particular address comprises a Y-address.

Claim 8 (previously presented): A method for improving repairing efficiency in a non-volatile memory, said method comprising the steps of:

reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory, wherein said repairing data is read utilizing a read circuit linked to a main array associated with said non-volatile memory and an error correction coding circuit linked to said volatile latch array and thereby to a decoder circuit;

providing a plurality of columns and rows associated with said non-volatile memory;

5 SERIAL NO, 10/075,938

BEST AVAILABLE COPY

associating each of said plurality of columns associated with said non-volatile memory with a respective I/O terminal;

associating a spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

enabling said error correction coding circuit during an access of said main array for correcting a correctable error if a particular address corresponds to an address of at least one defective column, wherein said particular address comprises a Y-address.

Claim 9 (previously presented): A method for improving repairing efficiency in a non-volatile memory, said method comprising the steps of:

reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory, wherein said column repair data is read utilizing a read circuit linked to a main array associated with said non-volatile memory and an error correction coding circuit linked to said volatile latch array and thereby to a decoder circuit:

providing a plurality of columns and rows associated with said non-volatile memory; associating each of said plurality of columns associated with said non-volatile memory with a respective I/O terminal;

associating a spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

enabling said error correction coding circuit during reading of said repairing data to thereby identify and repair defective columns associated with said non-volatile memory despite corruption of the repairing data as read.

Claim 10 (previously presented): A method for improving repairing efficiency in a non-volatile memory, said method comprising the steps of:

reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory following initialization of a computer system associated with said non-volatile memory, wherein said column repair data is read utilizing a read circuit linked to a main array associated with said non-volatile memory and an error correction coding circuit linked to said volatile latch array and thereby to a decoder circuit;

providing a plurality of columns and rows associated with said non-volatile memory;

SERIAL NO. 10/075,938

associating each of said plurality of columns associated with said non-volatile memory with a respective I/O terminal;

associating a spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

enabling said error correction coding circuit during reading of said repairing data to thereby identify and repair defective columns associated with said non-volatile memory despite corruption of the repairing data as read.

Claim 11 (currently amended): A system for improving repairing efficiency in a non-volatile memory, said system comprising:

a reading circuit for reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory;

a plurality of columns and rows each associated with said non-volatile memory, wherein each of said plurality of associated columns and rows is further associated with a respective I/O terminal;

a spare column associated with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal;

providing a plurality of columns and rows associated with said non-volatile memory;

associating each of said plurality of columns associated with said non-volatile memory
with a respective I/O terminal;

associating a spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

an error correction coding circuit enabled during reading of said repairing data for identifying and repairing defective columns or rows associated with said non-volatile memory despite corruption of the repairing data as read.

Claim 12 (previously presented): The system of claim 11 further comprising:

said error correction coding circuit enabled during an access of a main array associated with said non-volatile memory for correcting a correctable error if a particular address corresponds to an address of at least one defective column.

BEST AVAILABLE COPY

SERIAL NO. 10/075,938

Claim 13 (previously presented): The system of claim 12 wherein said particular address comprises a Y-address corresponding to said at least one defective column.

Claim 14 (previously presented): The system of claim 11 further wherein

said read circuit is linked to said main array to thereby permit data to be read from said main array and to be transmitted to said error correction coding circuit;

said error control circuit is connected to said volatile latch array to thereby permit data to be transferred from said error correction coding circuit to said volatile latch array; and

said error correction coding circuit is linked to a decoder circuit, and thereby to said information array, at least one spare row, and said main array, said main array includes a normal array and at least one spare column.

Claim 15 (previously presented): The system of claim 14 further wherein said volatile latch array is linked to said decoder circuit to thereby permit data contained within said volatile latch array to be accessed by said decoder circuit.

Claim 16 (previously presented): The system of claim 11 wherein:

said repairing data contained within said information array is accessed following initialization of a computer system associated with said volatile latch array, thereby resulting in the transfer of said repairing data to said non-volatile memory.

Claim 17 (previously presented): A system for improving repairing efficiency in a non-volatile memory, said system comprising:

a read circuit for reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory;

providing a plurality of columns and rows associated with said non-volatile memory;

associating each of said plurality of columns associated with said non-volatile memory with a respective I/O terminal;

associating a spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

an error correction coding circuit enabled during an access of a main array associated with said non-volatile memory for correcting a correctable error if a particular address

8 SERIAL NO. 10/075,938 BEST AVAILABLE COPY

corresponds to an address of at least one defective column, wherein said particular address comprises a Y-address.

Claim 18 (previously presented): A system for improving repairing efficiency in a non-volatile memory, said system comprising:

a read circuit for reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory, wherein said read circuit is linked to a main array associated with said non-volatile memory and an error correction coding circuit linked to said volatile latch array and thereby to a decoder circuit;

providing a plurality of columns and rows associated with said non-volatile memory;

associating each of said plurality of columns associated with said non-volatile memory with a respective I/O terminal;

associating a spare column with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

wherein said error correction coding circuit is enabled during an access of said main array for correcting a correctable error if a particular address corresponds to an address of at least one defective column, wherein said particular address comprises a Y-address.

Claim 19 (previously presented): A system for improving repairing efficiency in a non-volatile memory, said system comprising:

a read circuit for reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory, wherein said read circuit is linked to a main array associated with said non-volatile memory and an error correction coding circuit linked to said volatile latch array and thereby to a decoder circuit;

a plurality of columns and rows each associated with said non-volatile memory, wherein each of said plurality of associated columns and rows is further associated with a respective I/O terminal;

a spare column associated with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

said error correction coding circuit is enabled during reading of said repairing data for identifying and repairing defective columns or rows associated with said non-volatile memory despite corruption of the repairing data as read.

9 SERIAL NO. 10/075,938 BEST AVAILABLE COPY

Claim 20 (previously presented): A system for improving repairing efficiency in a non-volatile memory, said system comprising:

a read circuit for reading repairing data from an information array associated with said non-volatile memory to a volatile latch array associated with said non-volatile memory following initialization of a computer system associated with said non-volatile memory, wherein said read circuit is linked to a main array associated with said non-volatile memory and an error correction coding circuit linked to said volatile latch array and thereby to a decoder circuit;

a plurality of columns and rows each associated with said non-volatile memory, wherein each of said plurality of associated columns and rows is further associated with a respective I/O terminal;

a spare column associated with at least two of each of said plurality of columns associated with both said non-volatile memory and with a respective I/O terminal; and

said error correction coding circuit is enabled during reading of said repairing data for identifying and repairing defective columns or rows associated with said non-volatile memory despite corruption of the repairing data as read.

Claim 21 (previously presented): The method of claim 1 further comprising the step of:
using a (16,11) Hamming code to associate said at least one spare column with at least
two of each of said plurality of columns associated with both said non-volatile memory and with
a respective I/O terminal.

Claim 22 (previously presented): The method of claim 1 wherein said non-volatile memory is linked to said information array to share a circuit periphery with said non-volatile memory.

Claim 23 (previously presented): The method of claim 1 further comprising the step of:
enabling the error correction coding circuit unconditionally when accessing an
information row within said information array to make certain that said repairing data will be
correctly obtained.

BEST AVAILABLE COPY

10 SERIAL NO. 10/075,938

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.